PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :		(1	1) International Publication Number: WO 99/52293
H04N 7/24	A1	(4	3) International Publication Date: 14 October 1999 (14.10.99
(21) International Application Number: PCT/US (22) International Filing Date: 31 March 1999 ((81) Designated States: AU, CA, JP, European patent (AT, BE CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC NL, PT, SE).
(30) Priority Data: 09/055,017 3 April 1998 (03.04.98)		US	Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of
(71) Applicant: AVID TECHNOLOGY, INC. [US/US]; Note that Technology Park, One Park West, Tewkshouse, 1876 (US).	Metropo oury, N	oli- IA	amendments.
(72) Inventor: FRINK, Craig, R.; 53 Moore Street, Cl MA 01824 (US).	helmsfo	rd,	
(74) Agent: GORDON, Peter, J.; Wolf, Greenfield & Sa 600 Atlantic Avenue, Boston, MA 02210 (US).	acks, P.	.C.,	

(54) Title: METHOD AND APPARATUS FOR CONTROLLING DATA FLOW BETWEEN DEVICES CONNECTED BY A MEMORY



(57) Abstract

A memory is used as a data buffer and switch between devices producing and consuming data in combination with a separate control channel which conveys flow control information between the devices connected through the memory. The control channel includes a signal sent from a sender to a receiver indicating the amount of data written into the memory and granting the receiver permission to read data from the memory. The receiver replies with a signal indicating the amount of data read from the memory and permitting the sender to write data to the memory. This control channel reduces transfer latency incurred by managing memory coherency in applications with irregular rates of either sending or receiving data which may result from using from using controlled flow interconnect protocols.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Ammenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Моласо	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Paso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	· NZ	New Zealand		
CM	Cameroon ·		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

BNSDOCID: <WO____9952293A1_1_>

PCT/US99/07155 WO 99/52293

METHOD AND APPARATUS FOR CONTROLLING DATA FLOW BETWEEN DEVICES CONNECTED BY A MEMORY

FIELD OF THE INVENTION

The present invention is related to controlling data flow between interconnected devices, particularly video devices interconnected by a memory.

5

10

15

20

25

30

....

BACKGROUND

Analog motion video signals, such as those used in common television sets, video tape recorders and other analog video systems, are temporally continuous and synchronous signals requiring various elements in a video system to be synchronized in order to be used. In other words, analog motion video signals have a predetermined and fixed rate to which all of the elements in the video system are synchronized. Any element in the video system is designed with the assumption that there will be a constant rate for input and output of motion

More recently, it has been possible to store digital motion video data in data files on video information. a computer. There are several methods for playing back such motion video data. One method is called "pushing" or "streaming" of the motion video data. Streaming is based on an assumption that a system can provide an average data flow rate that is the same as the ultimate data flow rate needed to ensure temporally continuous output of analog motion video images to a viewer. Sufficient buffering is used to account for expected latencies in data transfer between elements. In some cases, both the temporal and spatial resolution of the motion video information may need to be reduced. Such systems typically are designed with the assumption that transfer of audio and video data from a source through several processing elements to its ultimate destination can neither be delayed nor stopped.

When a general purpose digital computer is used to process motion video information, a constant rate of flow of data generally cannot be maintained. There may be variations in data flow rates due to various latencies in the computer system due to, for example, disk or memory read latency, interrupts from other processing elements in the computer, etc. In addition, in some systems, such as editing systems, the ability to stop and restart playback is desirable. In order to overcome such problems, one method which has been used is to provide sufficient buffering in combination with an ability for data transfer to

BNS pag

9952293A1_l_>

be stalled, such as shown in U.S. Patent No. 5,045,940 (Peters, et al.) which is hereby incorporated by reference. These principles are used in a computer network as described in published European Patent Application No. 0674414A2. An extension of this combination to special effects processing is disclosed in PCT Publications WO94/24815 and WO95/26100 which are incorporated by reference. In this system, a data decompressor outputs data into a first buffer, from which it is transferred to a second buffer associated with a special effects processor. The first buffer indicates whether valid data is available. In addition, the special effects processor indicates to a controller associated with the decompressor whether it can receive data based on memory in the second buffer.

One drawback of these systems is that they use a significant amount of buffering to accommodate for delays in data transfer between elements. In addition, they generally are designed for use with a single predetermined format of media. Such data processing devices also generally communicate data over an interconnect using a direct connection over signal lines or a transport medium. However, the interconnects between some data processing devices are implemented by sharing memory between devices which does not provide signals supporting such control. These devices also generally are designed with an assumption that data is received sequentially according to a predetermined conventional order.

SUMMARY

20

25

30

5

10

15

A memory is used as a data buffer and switch between devices producing and consuming data in combination with a separate control channel which conveys flow control information between the devices connected through the memory. The control channel includes a signal sent from a sender to a receiver granting the receiver permission to read data from the memory. The receiver replies with a signal indicating that data has been read from the memory, permitting the sender to write data to the memory.

The memory may be considered a circular buffer by the sender. The memory also may be a double buffer, or any other memory. The sender writes data into the memory at sequential locations until the end of the circular buffer is reached. This end of the buffer may be represented by a limit pointer. When data is written to the memory, the sender indicates the amount of valid data in the memory in a signal to the receiver over the control channel. The receiver receives this signal and reads data from the memory up to and limited by the amount indicated by the sender. The amount of data read by the receiver from the memory is

sent by the receiver in a reply to the sender through the separate control channel. The sender cannot overwrite the memory until the receiver indicates that the data has been read out of the memory. The reply received by the sender is used to advance a limit pointer which indicates the end of the circular buffer.

This control channel reduces transfer latency incurred by managing memory coherency in applications with irregular rates of either sending or receiving data which may result from using controlled flow interconnect protocols.

The control channel also may be used to communicate auxiliary information such as switching or other packet flow control information between connected devices. This auxiliary information may include the start address of a data buffer and memory, the buffer size and configuration, and an address of a destination device for the data.

Accordingly, one aspect is an apparatus for communicating data between a first device and a second device. The first device has a first memory controller which writes data into a memory. The second device has a second memory controller which reads data from the memory. A control channel communicates from the first device to the second device an indication of an amount of data written into the memory by the first memory controller. The control channel also communicates from the second device to the first device an indication of the amount of data read from the memory by the second memory controller. The second memory controller reads data from the memory until the memory is empty as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory by the second memory controller. In one embodiment, writing of data to the memory by the other device is enabled unless the memory is determined by the other device to be full.

In another aspect, a device for receiving data from another device through a memory includes a memory controller for reading data from the memory. A control channel receives from the other device an indication of an amount of data written into the memory by the other device and communicates to the other device an indication of the amount of data read from the memory by the memory controller. The memory controller reads data from the memory until the memory is empty as determined by the indicated amount of data written to the memory by the other device and the amount of data read from the memory by the memory controller. In one embodiment, writing of data to the memory by the other device is enabled unless the memory is determined by the other device to be full.

5

10

15

20

25

WO 99/52293 PCT/US99/07155

- 4 -

In another aspect, a method for a device for controlling flow of data received from another device through a memory involves receiving from the other device an indication of an amount of data written into the memory by the other device. The device determines whether the memory is empty from the indicated amount of data written to the memory by the other device and an amount of data read from the memory. Reading of data from the memory is enabled unless the memory is determined to be empty. An indication of the amount of data read from the memory is communicated to the other device. In one embodiment, writing of data to the memory by the other device is enabled unless the memory is determined by the other device to be full.

In another aspect a device for communicating data to another device through a memory includes a memory controller which writes data into the memory. A control channel communicates to the other device an indication of an amount of data written into the memory by the memory controller and receives from the other device an indication of any amount of data read from the memory by the other device. The memory controller writes data to the memory until the memory is full as determined by the indicated amount of data written to the memory by the memory controller and the amount of data read from the memory by the other device.

In another aspect, a method for a device for controlling flow of data communicated to another device through a memory involves receiving from the other device an indication of an amount of data read from the memory by the other device. The device determines whether the memory is full from the indicated amount of data read from the memory by the other device and an amount of data written to the memory. Writing of data to the memory is enabled unless the memory is determined to be empty. An indication of the amount of data written to the memory is communicated to the other device.

In one embodiment, a third device having a third memory controller is connected to write data to the memory. A second control channel is used to communicate from the third device to the second device an indication of an amount of data written into the memory by the third memory controller. The second control channel also communicates from the second device to the third device an indication of the amount of data read from the memory by the second memory controller. The first device and the third device write data to separate portions of the memory. The second memory controller reads data from the memory for the third device until the memory for the third device is empty as determined by the indicated

5

10

15

.20

25

amount of data written to the memory by the third memory controller and the amount of data read from the memory for the third device by the second memory controller. The third memory controller writes data to the memory until the memory for the third device is full as determined by the indicated amount of data written to the memory by the third memory controller and the amount of data read from the memory for the third device by the second memory controller.

In another embodiment, a third device having a third memory controller is connected to read data to the memory. A second control channel is used to communicate from the first device to the third device an indication of an amount of data written into the memory by the first memory controller. The second control channel also communicates from the third device to the first device an indication of the amount of data read from the memory by the third memory controller. The second device and the third device read data from separate portions of the memory. The third memory controller reads data from the memory for the third device until the memory for the third device is empty as determined by the indicated amount of data written to the memory for the third device by the first memory controller and the amount of data read from the memory for the third device by the third memory controller. The first memory controller writes data to the memory until the memory for the third device is full as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory for the third device by the third memory controller.

The provision of the control channel to transmit the amounts of data read and written into the device enables either device connected to the memory to control data flow through the memory.

BRIEF DESCRIPTION OF THE DRAWING

In the drawing,

Fig. 1 is a block diagram illustrating two devices which share data through a memory and which communicate through a control channel;

Fig. 2 is a state diagram of a flow control mechanism of a sender of data in Fig. 1;

Fig. 3 is a state diagram of flow control performed by a receiver of data;

Fig. 4 is a block diagram of one embodiment in which a host memory of the computer connects two devices; and

5

10

15

20

25

Fig. 5 is a block diagram of one embodiment in which the control channel communicates a buffer address to provide switching capability.

DETAILED DESCRIPTION

Fig. 1 illustrates a system in which devices are connected by a memory to communicate data from one device to the other. In this interconnect, a first device 10 is connected to a second device 12 through a memory 14. The first device 10 outputs data to the memory, for example by using a direct memory access (DMA) engine. The second device 12 reads data from the memory 14, for example by using a direct memory access (DMA) engine 18. The bus 20 connecting DMA engine 16 to the memory 14 and the bus 22 connecting the memory 14 to the DMA engine 18 may be any kind of data bus. For example, the bus 22 may connect host memory of a computer to devices 10 and 12 connected to the bus. An additional channel called a control channel 24 provides a bidirectional connection from DMA device 16 to DMA device 18. The DMA engine 16 of the sending device 10 sends a signal to the DMA engine 18 of the receiving device 12 as indicated at 26. This signal provides an indication that the DMA engine 18 may read data from the memory 14 and may be considered a "permission to read" signal. The DMA engine 18 of the receiving device 12 sends a signal 28 to DMA engine 16. The signal provides an indication that the DMA engine 16 may write more data to the memory 14 and may be considered a "permission to read acknowledged" or "permission to write" signal.

DMA engine 16 keeps track of the amount and location of available space in memory 14. The DMA engine 16 may write data to the memory 14 until the memory is full. The DMA engine 18 keeps track of the amount and location of valid data available in memory 14 and may read data until no data is available in memory 14. Although this description refers to a DMA engine, any other kind of memory controller also may be used.

The communication of the availability of valid data in memory 14 from the DMA engine 16 to DMA engine 18 may be performed over the control channel in several ways. For example, the DMA engine 16 may identify memory locations or ranges of memory locations which contain valid data. Alternatively, the DMA engine 16 may treat the memory 14 as a circular buffer. When the memory is a circular buffer, the DMA engine 16 may send the last address to which it has written data (a write limit pointer) to the DMA engine 18. The DMA engine 18 limits any read operation to those addresses up to and including the write limit pointer sent by DMA engine 16. DMA engine 18 also returns the address at which it stops

5

10

15

20

25

WO 99/52293 PCT/US99/07155

-7-

reading (a read limit pointer). The DMA engine 16 limits any write operation to those addresses up to and including this read limit pointer. Alternatively, the DMA engines 16 and 18 may communicate an amount of data, such as a number of components of video data, written to or read from the memory 14. By tracking the size of the memory 14 and the amounts of data written to and read from the memory 14, the DMA devices 16 and 18 actually may use different memory address maps to access memory 14 and may communicate indirect addresses.

A state diagram of a sender for controlling flow of data to a receiver is shown in Fig. 2. The sender typically has two states. In write state 30, data is written by the sender to the memory 14. The write state generally is an initial state if the memory is empty. When the sender 10 writes data to the memory 14, the sender also sends an indication of the amount of data written to the memory to the receiver. In stop state 32, data is not written. In the write state 30, the sender transitions to stop state 32 and writing is stopped, for example, when the read limit pointer of the memory is reached. This limit may be determined from the flow control information received from the receiver over the control channel. If the sender tracks read and write pointers and if the write pointer is greater than the read pointer, then the difference between the size of the available memory and the difference between the read and write pointers may be used to compute the available amount of memory space. If the read pointer is greater than the write pointer, the difference between the read and write pointer indicates the amount of available memory. When the memory space is full, the write limit is reached and writing stops. In the stop state, if the read pointer is incremented in response to flow control information from the receiver, a transition back to the write state occurs. In the write state, if the read pointer is incremented, the sender remains in the write state 30. If a write operation occurs and the write limit is not reached, the sender also remains in the write state 30.

A state diagram of a receiver for controlling flow of data from a sender is shown in Fig. 3. The receiver has a read state 34 and a stop state 36. If no data is available in the memory 14, the receiver is in the stop state 36, which is generally an initial state. The receiver stays in this state until data becomes available, as indicated by the sender by flow control information sent over the control channel. A transition to the read state 34 occurs when data becomes available. For example, a write pointer may be incremented by receipt of flow control information from the sender to indicate availability of data. The receiver remains

5

10

15

20

25

PCT/US99/07155

in the read state 34 until the memory is empty, which may be determined, for example by using a read limit pointer. In other words, if the write pointer is incremented in read state 34, the receiver remains in read state 34. If a read operation is performed and the read limit is not reached, the receiver also remains in read state 34. When the read limit is reached, a transitions occurs from the reading state 34 to the stop state 36. The receiver may track a read pointer and a write pointer similar to the sender. The read pointer is incremented every time data is read from the memory 14. The write pointer is incremented in response to signal 26 from the sender.

Using a system such as shown in Figs. 1 through 3, the control channel 24 connects the sender and receiver together in order to communicate control information without complex interface design. The control channel may use a bus architecture, such as PCI, when DMA devices in the sender and receiver are physically separate but in the same system. A dedicated interconnect also may be used for the control channel.

Referring now to Fig. 4, in one embodiment, a peripheral component interconnect (PCI) bus 40 implements both a control channel 42 between separate PCI devices 44 and 46 and data channels 48 and 50 to host memory 52 in a host computer system. A host computer system typically has a processor, input devices and output devices connected to the host memory to execute application programs. A similar design may be constructed using a computer system with an advanced (or accelerated) graphics port (AGP) bus. In this system, a PCI device 46 writes data to host memory 52 over the PCI bus 40. PCI device 44 reads data from the host memory 52 over the PCI bus 40. PCI devices 44 and 46 communicate control information directly to each other over the PCI bus 40 or through any other channel. One advantage of this construction is that the PCI devices may use host memory both for a switch for directing data and as a flow controlled buffer between the devices.

An example embodiment of a system which permits switching through a memory in a flow controlled manner is shown in Fig. 5. This system includes a memory 60 which has three buffers 62, 64 and 66. A first sending device 68 sends data to buffer 66. A second sending device 70 sends data to buffer 64. A third sending device 72 sends data to buffer 62. The receiving device 74 may read data from any of the buffers 62, 64 and 66. In this figure, receiving device 74 is shown receiving data from sending device 72 through buffer 62. The sending devices 68, 70 and 72 send flow control information over a flow control channel 76 to the receiving device 74. The receiving device 74 sends flow control information back to any

5

10

15

20

25

WO 99/52293 PCT/US99/07155

-9-

of the sending devices 68, 70 and 72 over control channel 76 according to the buffer from which it reads the data. If the memory 60 is host memory and the devices 68, 70, 72 and 74 are PCI devices, this system uses host memory as a flow controlled switch among the PCI devices.

The control channel also may communicate auxiliary switching information between connected DMA devices. This auxiliary switching information permits remote devices to implement dynamic packet switching through memory. Such auxiliary switching information may include the starting address of the data buffer and memory, the buffer size and configuration, and the source address of the device connection at the destination end. The auxiliary information may include a memory address into which data is to be written or a device address to which data should be routed. There are several other ways to communicate the auxiliary information. In one embodiment, a packet protocol such as described in U.S. Patent Application entitled "A Packet Protocol for Encoding and Decoding Video Data and Data Flow Signals and Devices for Implementing the Packet Protocol," filed April 3, 1998 by Craig R. Frink and Andrew V. Hoar, which is hereby incorporated by reference, may be used to transfer command data in packets over the control channel.

By providing a system in which devices are connected by a memory in combination with the separate control channel, as described above, the flow of data between the devices through the memory may be controlled by the receiver. This control of the flow of data helps to reduce transfer latency and to manage the flow of data among devices among where data flow may occur at irregular rates. Multiple devices interconnected by the memory may use the memory as a switch. The memory also may be used to combine data received into a congruent sequence or may output one copy of data to several destinations.

Having now described a few embodiments, it should be apparent to those skilled in the art that the foregoing is merely illustrative and not limiting, having been presented by way of example only. Numerous modifications and other embodiments are within the scope of one of the invention.

5

10

15

20

CLAIMS

1. An apparatus for communicating data between a first device and a second device, comprising:

in the first device, a first memory controller which writes data into a memory; in the second device, a second memory controller which reads data from the memory;

a control channel for communicating from the first device to the second device an indication of an amount of data written into the memory by the first memory controller and for communicating from the second device to the first device an indication of the amount of data read from the memory by the second memory controller; and

wherein the second memory controller reads data from the memory until the memory is empty as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory by the second memory controller.

15

10

5

2. The apparatus of claim 1, wherein the first memory controller writes data to the memory until the memory is full as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory by the second memory controller.

20

25

30

3. The apparatus of claim 1, further comprising a third device having a third memory controller and connected to write data to the memory and a second control channel for communicating from the third device to the second device an indication of an amount of data written into the memory by the third memory controller and for communicating from the second device to the third device an indication of the amount of data read from the memory by the second memory controller;

wherein the first device and the third device write data to separate portions of the memory; and

wherein the second memory controller reads data from the memory for the third device until the memory for the third device is empty as determined by the indicated amount of data written to the memory by the third memory controller and the amount of data read from the memory for the third device by the second memory controller.

5

10

15

20

- 4. The apparatus of claim 3, wherein the third memory controller writes data to the memory until the memory for the third device is full as determined by the indicated amount of data written to the memory by the third memory controller and the amount of data read from the memory for the third device by the second memory controller.
- 5. The apparatus of claim 4, further comprising a third device having a third memory controller and connected to read data to the memory and a second control channel for communicating from the first device to the third device an indication of an amount of data written into the memory by the first memory controller and for communicating from the third device to the first device an indication of the amount of data read from the memory by the third memory controller;

wherein the second device and the third device read data from separate portions of the memory; and

wherein the third memory controller reads data from the memory for the third device until the memory for the third device is empty as determined by the indicated amount of data written to the memory for the third device by the first memory controller and the amount of data read from the memory for the third device by the third memory controller.

- 6. The apparatus of claim 5, wherein the first memory controller writes data to the memory until the memory for the third device is full as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory for the third device by the third memory controller.
- 7. The apparatus of claim 1, further comprising a third device having a third memory controller and connected to read data to the memory and a second control channel for communicating from the first device to the third device an indication of an amount of data written into the memory by the first memory controller and for communicating from the third device to the first device an indication of the amount of data read from the memory by the third memory controller;

wherein the second device and the third device read data from separate portions of the memory; and wherein the third memory controller reads data from the memory for the third device until the memory for the third device is empty as determined by the indicated amount of data written to the memory for the third device by the first memory controller and the amount of data read from the memory for the third device by the third memory controller.

5

8. The apparatus of claim 7, wherein the first memory controller writes data to the memory until the memory for the third device is full as determined by the indicated amount of data written to the memory by the first memory controller and the amount of data read from the memory for the third device by the third memory controller.

10

15

A device for receiving data from another device through a memory, comprising:
 a memory controller for reading data from the memory;

a control channel for receiving from the other device an indication of an amount of data written into the memory by the other device and for communicating to the other device an indication of the amount of data read from the memory by the memory controller; and

wherein the memory controller reads data from the memory until the memory is empty as determined by the indicated amount of data written to the memory by the other device and the amount of data read from the memory by the memory controller.

20 10. A method for a device for controlling flow of data received from another device through a memory, comprising the steps of:

receiving from the other device an indication of an amount of data written into the memory by the other device;

determining whether the memory is empty from the indicated amount of data written to the memory by the other device and an amount of data read from the memory; and

enabling reading of data from the memory unless the memory is determined to be empty; and

communicating to the other device an indication of the amount of data read from the memory.

30

25

11. A device for communicating data to another device through a memory, comprising: a memory controller which writes data into the memory;

5

10

15

a control channel for communicating to the other device an indication of an amount of data written into the memory by the memory controller and for receiving from the other device an indication of any amount of data read from the memory by the other device; and

wherein the memory controller writes data to the memory until the memory is full as determined by the indicated amount of data written to the memory by the memory controller and the amount of data read from the memory by the other device.

12. A method for a device for controlling flow of data communicated to another device through a memory, comprising the steps of:


receiving from the other device an indication of an amount of data read from the memory by the other device;

determining whether the memory is full from the indicated amount of data read from the memory by the other device and an amount of data written to the memory;

enabling writing of data to the memory unless the memory is determined to be empty; and

communicating to the other device an indication of the amount of data written to the memory.

1/3



F/G. 1

•		

2/3




FIG. 2




FIG. 3

SUBSTITUTE SHEET (RULE 26)

WO 99/52293 PCT/US99/07155




FIG. 4




FIG. 5
SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

inter anal Application No PCT/US 99/07155

A. CLASS	IFICATION OF SUBJECT MATTER		
ÎPC 6	H04N7/24		
According t	o International Patent Classification (IPC) or to both national classifica	ation and IPC	
	SEARCHED	anon and iFC	
	ocumentation searched (classification system followed by classification	on symbols)	
IPC 6	GO6F HO4N		
Documenta	tion searched other than minimum documentation to the extent that s	uch documents are included in the fields se	arched
Electronic d	data base consulted during the international search (name of data bas	se and, where practical, search terms used	·
			
	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.
v	NO DO 12767 A CADVANCED MICRO DEV	TOTO THO	1 0 0 10
X	WO 98 13767 A (ADVANCED MICRO DEV 2 April 1998 (1998-04-02)	ICES INC)	1,2,9-12
Υ	the whole document		3–8
.,	50 0 000 010 1 (7DW)		
Y	EP 0 393 319 A (IBM) 24 October 1990 (1990-10-24)		3–8
Α	the whole document		1,2,9-12
	column 5, line 35 - line 47		-,-,-
	column 10, line 29 - column 11,	line 52	
}	column 15, line 5 - line 12 abstract; figure 1		
	abstract, right 1		
χ	FR 2 440 058 A (MATERIEL TELEPHON	IIQUE)	1,2,7-12
_	23 May 1980 (1980-05-23) page 2, line 15 - line 19		2.6
Ą	page 2, fine 15 - fine 19 page 3, line 20 - page 5, line 3	32	3–6
	figure 1	,_	
]		,	
	-	-/	
	<u> </u>		
X Fur	ther documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
° Special c	ategories of cited documents :	"T" later document published after the Inte	mational filing data
	ent defining the general state of the art which is not	or priority date and not in conflict with cited to understand the principle or th	the application but
	dered to be of particular relevance document but published on or after the International	invention	
filing		"X" document of particular relevance; the cannot be considered novel or cannot involve an invention stop when the de-	be considered to
which	on which may find webbs of publication date of another on or other special reason (as specified)	involve an inventive step when the do "Y" document of particular relevance; the	lalmed Invention
"O" docum	nent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an in document is combined with one or mo	ore other such docu-
"P" docum	means ent published prior to the International filing date but	ments, such combination being obvio in the art.	•
	than the priority date claimed	"&" document member of the same patent	<u> </u>
Date of tue	actual completion of the international search	Date of mailing of the International se	агсп героп
] 3	3 August 1999	23/08/1999	
	mailing address of the ISA	Authorized officer	
1	European Patent Office, P.B. 5818 Patentiaan 2		
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fay: (431-70) 340-2016	La, V	
	Fax: (+31-70) 340-3016		

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Intern nai Application No
PCT/US 99/07155

		FC1/03 99/0/155
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
А	US 5 455 913 A (SHROCK EUGENE L ET AL) 3 October 1995 (1995-10-03) page 1, line 16 - page 2, line 12 column 5, line 60 - column 7, line 39 abstract; figure 1	1-12
Α	EP 0 242 634 A (IBM) 28 October 1987 (1987-10-28) page 6, line 1 - page 13, line 23	1-12
Α	US 5 068 785 A (SUGIYAMA YUKINORI) 26 November 1991 (1991-11-26) abstract; figure 3	1-12
A	US 5 093 780 A (SUNAHARA HAZIME) 3 March 1992 (1992-03-03) column 1, line 22 - line 45 figure 1	1-12
A	US 5 584 010 A (KAWAI HIROYUKI ET AL) 10 December 1996 (1996-12-10) abstract; figures 1,5	1,3-8
•		
	·	
		·
	·	

1

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Information on patent family members

Interr nal Application No PCT/US 99/07155

	tent document I in search repor	ı	Publication date		atent family member(s)		Publication date
WO	9813767	Α	02-04-1998	EP	0928452	A	14-07-1999
EP	0393319	Α	24-10-1990	US	5117486	 А	26-05-1992
				CA	2011502	Α	21-10-1990
				DE	69022872	D	16-11-1995
				DE	69022872	T	13-06-1996
				JP	3156562	Α	04-07-1991
FR	2440058	Α	23-05-1980	BR	7906965	A	16-09-1980
				GB	2039102	Α	30-07-1980
				GR	67725	Α	15-09-1981
				IT	1124654	В	14-05-1986
US	5455913	Α	03-10-1995	NONE			
EP.	0242634	 A	28-10-1987	DE	3784182	Α	25-03-1993
				JP	1817796	С	27-01-1994
				JP	5028419	В	26-04-1993
				JP	62251951	A	02-11-1987
US	5068785	Α	26-11-1991	JP	1977765	C	17-10-1995
				JP	2077863	Α	16-03-1990
			·	JP	7007375	В	30-01-1995
US	5093780	A	03-03-1992	JP	2109153	Α	20-04-1990
US	5584010	Α	10-12-1996	 JР	2144649	Α	04-06-1990
				ĴΡ	2628079	R	09-07-1997